Welcome [Alex Forencich]

Writing /var/www/alexforencich.com/wiki/data/meta/en/start.meta failed

Unable to save metadata file. Hint: disk full; file permissions; safe_mode setting.

Writing /var/www/alexforencich.com/wiki/data/cache/e/eb6c4715b3bd085e7aaa9154070d8999.xhtml failed

This page is read only. You can view the source, but not change it. Ask your administrator if you think this is wrong.

====== Welcome ======

~~NOTOC~~

[[.:projects:]]

  * [[.:xboot:]]
  * [[.:xgrid:]]
  * [[.:python-ivi:]]
  * [[.:python-usbtmc:]]
  * [[.:python-vxi11:]]
  * [[.:verilog:]]
    * [[.:verilog:axi:]]
    * [[.:verilog:axis:]]
    * [[.:verilog:ethernet:]]
    * [[.:verilog:mersenne:]]
    * [[.:verilog:uart:]]
    * [[.:verilog:wishbone:]]
  * [[.:projects:ftjrev:]]
  * [[.:projects:fpga-utils:]]
  * [[.:projects:nixie-clock:]]
  * [[.:hdg2000:]]

[[.:publications:]]

[[.:electronics:]]

[[.:reverse-engineering:]]

[[.:scripts:]]

[[.:templates:]] for embedded development

[[.:linux:]]

[[.:pcie:]]

[[.:photo:]]

===== Other Pages =====

  * [[https://www.alexforencich.com/blog/|Blog]]
  * [[https://github.com/alexforencich|GitHub]]
  * [[https://gitlab.com/alex.forencich|GitLab]]